

FEATURES

- Precision LVPECL programmable delay line
- Guaranteed AC performance over temperature and voltage:
 - > 1.5GHz f_{MAX}
 - < 160ps rise/fall times
- Low-jitter design:
 - < 10ps_{pp} total jitter
 - < 2ps_{RMS} cycle-to-cycle jitter
 - < 1ps_{RMS} random jitter
- Programmable delay range: 3.2ns to 14.8ns in 10ps increments
- Increased monotonicity over the MIC100EP195
- ±10% of LSB INL
- V_{BB} output reference voltage
- Parallel inputs accepts LVPECL or CMOS/LVTTL
- Low voltage operation: 2.5V ±5% and 3.3V ±10%
- Industrial -40°C to +85°C temperature range
- Available in 32-pin (5mm × 5mm) MLF[™] and 32-pin TQFP packages

APPLICATIONS

- Clock de-skewing
- Timing adjustments
- Aperture centering



Precision Edge[®]

DESCRIPTION


The SY89295U is a programmable delay line that delays the input signal using a digital control signal. The delay can vary from 3.2ns to 14.8ns in 10ps increments. In addition, the input signal is LVPECL, uses either a 2.5V ±5% or 3.3V ±10% power supply, and is guaranteed over the full industrial temperature range (-40°C to +85°C).

The delay varies in discrete steps based on a control word. The control word is 10-bits long and controls the delay in 10ps increments. The eleventh bit is D[10] and is used to simultaneously cascade the SY89295U which allows for a larger delay range. In addition, the input pins IN and /IN default to an equivalent low state when left floating. Further, for maximum flexibility, the control register interface accepts CMOS or TTL level signals.


For applications that requires an analog delay input, see the SY89296L which is a programmable delay chip with fine tune control. The SY89295U and SY89296U are part of Micrel's high-speed, Precision Edge[®] product line.

All support documentation can be found on Micrel's website at www.micrel.com.

PACKAGE/ORDERING INFORMATION



32-Pin MLF™ (MLF-32)



32-Pin TQFP (T32-1)

Ordering Information⁽¹⁾

| Part Number | Package Type | Operating Range | Package Marking | Lead Finish |
|--------------------------------|--------------|-----------------|--|----------------|
| SY89295UMI | MLF-32 | Industrial | SY89295U | Sn-Pb |
| SY89295UMITR ⁽²⁾ | MLF-32 | Industrial | SY89295U | Sn-Pb |
| SY89295UTI | T32-1 | Industrial | SY89295U | Sn-Pb |
| SY89295UTITR ⁽²⁾ | T32-1 | Industrial | SY89295U | Sn-Pb |
| SY89295UMG ⁽³⁾ | MLF-32 | Industrial | SY89295U with Pb-Free bar-line indicator | Pb-Free NiPdAu |
| SY89295UMGTR ^(2, 3) | MLF-32 | Industrial | SY89295U with Pb-Free bar-line indicator | Pb-Free NiPdAu |
| SY89295UTG ⁽³⁾ | T32-1 | Industrial | SY89295U with Pb-Free bar-line indicator | Pb-Free NiPdAu |
| SY89295UTGTR ^(2, 3) | T32-1 | Industrial | SY89295U with Pb-Free bar-line indicator | Pb-Free NiPdAu |

Notes:

1. Contact factory for die availability. Dice are guaranteed at T_A = 25°C, DC electricals only.
2. Tape and Reel.
3. Pb-Free package is recommended for new designs.

TRUTH TABLES

Input/Output

| Inputs | | Outputs | |
|--------|-----|---------|------|
| IN | /IN | OUT | /OUT |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |


Digital Control Latch

| LEN | Latch Action |
|-----|----------------------|
| 0 | Pass Through D[10:0] |
| 1 | Latched D[10:0] |

Input Enable

| /EN | Q, /Q |
|-----|-----------------|
| 0 | IN, /IN Delayed |
| 1 | Latched D[10:0] |

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

| Pin Number | Pin Name | Pin Function | |
|---|------------------------------------|--|-----------------------------------|
| 23, 25, 26, 27, 29, 30, 31, 32, 1, 2 | D[9:0] | CMOS, ECL, or TTL Control Bits: These control signals adjust the delay from IN to Q. See "AC Electrical Characteristics" for delay values. In addition, see "Interface Applications" section which illustrates the proper interfacing techniques for different logic standards. D[9:0] contains pull-downs and defaults LOW when left floating. D0 (LSB), and D9 (MSB). See "Typical Operating Characteristics" for delay information. | |
| 3 | D10 | CMOS, ECL, or TTL Control Bit: This bit is used to cascade devices for an extended delay range. In addition, it drives CASCADE, and /CASCADE. Further, D[10] contains a pull-down and defaults LOW when left floating. | |
| 4, 5 | IN, /IN | LVPECL/ECL Signal Input: Input signal to be delayed. IN contains a 75kΩ pull-down and will default to a logic LOW if left floating. | |
| 6 | VBB ⁽¹⁾ | Reference Voltage Output: When using a single-ended input signal source to IN or /IN, connect the unused input of the differential pair to this pin. This pin can also be used to rebias AC-coupled inputs to IN and /IN. When used, de-couple to V _{CC} using a 0.01μF capacitor, otherwise leave floating if not used. Maximum sink/source is ±0.5mA. | |
| 7 | VEF | Reference Voltage Output: Connect this pin to V _{CF} when D[9:0], and D[10] is ECL. | |
| | | Logic Standard | V_{CF} Connects to |
| | | LVPECL | V _{EF} , ⁽¹⁾ |
| | | CMOS | No Connect |
| TTL | 1.5V Source | | |
| 8 | VCF | Reference Voltage Input: The voltage driven on V _{CF} sets the logic transition threshold for D[9:0], and D[10]. | |
| 9, 24, 28 | GND, Exposed Pad ⁽²⁾ | Negative Supply: For MLF™ package, exposed pad must be connected to a ground plane that is the same potential as the ground pin. | |
| 10 | LEN | ECL Control Input: When HIGH latches the D[9:0] and D[10] bits. When LOW, the D[9:0] and D[10] latches are transparent. | |
| 11 | SETMIN | ECL Control Input: When HIGH, D[9:0] registers are reset. When LOW, the delay is set by SETMAX or D[9:0] and D[10]. SETMIN contains a pull-down and defaults LOW when left floating. | |
| 12 | SETMAX | ECL Control Input: When SETMAX is set HIGH and SETMIN is set LOW, D[9:0] = 111111111. When SETMAX is LOW, the delay is set by SETMIN or D[9:0] and D[10]. SETMAX contains a pull-down and defaults LOW when left floating. | |
| 13, 18, 19, 22 | VCC | Positive Power Supply: Bypass with 0.1μF and 0.01μF low ESR capacitors. | |
| 14, 15 | /Cascade, Cascade | LVPECL Differential Output: The outputs are used when cascading two or more SY89295U to extend the delay range. | |
| 16 | /EN | LVPECL Single-Ended Control Input: When LOW, Q is delayed from IN. When HIGH, Q is a differential LOW. /EN contains a pull-down and defaults LOW when left floating. | |
| 20, 21 | /Q, Q | LVPECL Differential Output: Q is a delayed version of IN. Always terminate the output with 50Ω to V _{CC} - 2V. See "Output Interface Applications" section. | |
| 17 | NC | No Connect. | |

Notes:

1. Single-ended operation is only functional at 3.3V.
2. MLF™ package only.

Absolute Maximum Ratings⁽¹⁾

| | |
|---------------------------------------|-------------------|
| Supply Voltage (V_{CC}) | –0.5V to +4.0V |
| Input Voltage (V_{IN}) | –0.5V to V_{CC} |
| LVPECL Output Current (I_{OUT}) | |
| Continuous | 50mA |
| Surge | 100mA |
| Lead Temperature (soldering, 20 sec.) | +260°C |
| Storage Temperature Range (T_S) | –65°C to +150°C |

Operating Ratings⁽²⁾

| | |
|---|------------------|
| Supply Voltage (V_{CC}) | +2.375V to +3.6V |
| Ambient Temperature (T_A) | –40°C to +85°C |
| Package Thermal Resistance ⁽³⁾ | |
| MLF™ (θ_{JA}) | |
| Still-Air | 35°C/W |
| MLF™ (ψ_{JB}) | |
| Junction-to-Board | 28°C/W |
| TQFP (θ_{JA}) | |
| Still-Air | 28°C/W |
| TQFP (ψ_{JB}) | |
| Junction-to-Board | 20°C/W |

DC ELECTRICAL CHARACTERISTICS⁽⁴⁾

$T_A = -40^\circ\text{C}$ to 85°C , unless otherwise stated.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
|----------------|--|------------------------|--------------|-----|----------|-------|
| V_{CC} | Power Supply | $V_{CC} = 2.5\text{V}$ | 2.375 | 2.5 | 2.625 | V |
| | | $V_{CC} = 3.3\text{V}$ | 3 | 3.3 | 3.6 | V |
| I_{EE} | Power Supply Current | No load, max V_{CC} | | | 220 | mA |
| V_{IN} | Input Voltage Swing (IN, /IN) | See Figure 1a. | 150 | | 1200 | mV |
| V_{DIFF_IN} | Differential Input Voltage Swing (IN, /IN) | See Figure 1b. | 300 | | 2400 | mV |
| V_{IHCMR} | Input High Common Mode Range | IN, /IN | $V_{EE}+1.2$ | | V_{CC} | V |

$V_{CC} = 3.3\text{V}$, $T_A = -40^\circ\text{C}$ to 85°C , unless otherwise stated.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
|----------|----------------------------------|-----------|-------|-------|-------|-------|
| V_{IH} | Input High Voltage (IN, /IN) | | 2.075 | | 2.420 | V |
| V_{IL} | Input Low High Voltage (IN, /IN) | | 1.355 | | 1.675 | V |
| V_{BB} | Output Voltage Reference | | 1.775 | 1.875 | 1.975 | V |
| V_{EF} | Mode Connection | | 1.9 | 2.0 | 2.1 | V |
| V_{CF} | Input Select Voltage | | 1.55 | 1.65 | 1.75 | V |

$V_{CC} = 2.5\text{V}$, $T_A = -40^\circ\text{C}$ to 85°C , unless otherwise stated.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
|----------|----------------------------------|-----------|-------|-------|-------|-------|
| V_{IH} | Input High Voltage (IN, /IN) | | 1.275 | | 1.62 | V |
| V_{IL} | Input Low High Voltage (IN, /IN) | | 0.555 | | 0.875 | V |
| V_{BB} | Output Voltage Reference | | 1.175 | 1.075 | 0.975 | V |
| V_{EF} | Mode Connection | | 1.10 | 1.20 | 1.30 | V |
| V_{CF} | Input Select Voltage | | 1.15 | 1.25 | 1.35 | V |

Notes:

1. Permanent device damage may occur if “Absolute Maximum Ratings” are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to “Absolute Maximum Rating” conditions for extended periods may affect device reliability.
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
3. Thermal performance on MLF™ packages assumes exposed pad is soldered (or equivalent) to the device most negative potential (GND).
4. The circuit is designed to meet the DC specifications shown in the table above after thermal equilibrium has been established. Input and output parameters vary 1:1 with V_{CC} , with the exception of V_{CF} .

LVPECL OUTPUTS DC ELECTRICAL CHARACTERISTICS⁽⁵⁾

$V_{CC} = 3.3V$; $R_{LOAD} = 50\Omega$ to $V_{CC}-2V$; $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
|-----------------|---|----------------|-------|-------|-------|-------|
| V_{OH} | Output HIGH Voltage (Q, /Q) | | 2.155 | 2.280 | 2.405 | V |
| V_{OL} | Output LOW Voltage (Q, /Q) | | 1.355 | 1.480 | 1.605 | V |
| V_{OUT} | Output Voltage Swing (Q, /Q) | See Figure 1a. | 550 | 800 | | mV |
| V_{DIFF_OUT} | Differential Output Voltage Swing (Q, /Q) | See Figure 1b. | 1.1 | 1.6 | | V |

LVPECL OUTPUTS DC ELECTRICAL CHARACTERISTICS⁽⁵⁾

$V_{CC} = 2.5V$; $R_{LOAD} = 50\Omega$ to $V_{CC}-2V$; $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
|-----------------|---|----------------|-------|-------|-------|-------|
| V_{OH} | Output HIGH Voltage (Q, /Q) | | 1.355 | 1.480 | 1.605 | V |
| V_{OL} | Output LOW Voltage (Q, /Q) | | 0.555 | 0.68 | 0.805 | V |
| V_{OUT} | Output Voltage Swing (Q, /Q) | See Figure 1a. | 550 | 800 | | mV |
| V_{DIFF_OUT} | Differential Output Voltage Swing (Q, /Q) | See Figure 1b. | 1.1 | 1.6 | | V |

LVTTL/CMOS DC ELECTRICAL CHARACTERISTICS⁽⁶⁾

$V_{CC} = 2.5V \pm 5\%$ or $3.3V \pm 10\%$; $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
|----------|--------------------|-----------|------|-----|-----|---------|
| V_{IH} | Input HIGH Voltage | | 2.0 | | | V |
| V_{IL} | Input LOW Voltage | | | | 0.8 | V |
| I_{IH} | Input HIGH Current | | | | 40 | μA |
| I_{IL} | Input LOW Current | | -300 | | | μA |

Notes:

- The circuit is designed to meet the DC specifications shown in the table above after thermal equilibrium has been established. V_{OH} and V_{OL} parameters vary 1:1 with V_{CC} .
- The circuit is designed to meet the DC specifications shown in the table above after thermal equilibrium has been established.

AC ELECTRICAL CHARACTERISTICS(7)

T_A = -40°C to +85°C; unless otherwise stated.



| Symbol | Parameter | Condition | Min | Typ | Max | Units |
|---------------------------------|---|-------------------------------------|---------------|------|-------|-------------------|
| f _{MAX} | Maximum Operating Frequency | Clock V _{OUT} ≥ 400mV | 1.5 | | | GHz |
| t _{pd} | Propagation Delay | | | | | |
| | IN to Q; D[0-10]=0 | | 3200 | | 4200 | ps |
| | IN to Q; D[0-10]=1023 | | 11500 | | 14800 | ps |
| | /EN to Q; D[0-10]=0 | | 3400 | | 4400 | ps |
| | D10 to CASCADE | | 350 | | 670 | ps |
| t _{RANGE} | Programmable Range | | | | | |
| | t _{pd} (max) – t _{pd} (min) | | 8300 | | | ps |
| t _{SKEW} | Duty Cycle Skew | t _{PHL} – t _{PLH} | Note 8 | | 25 | ps |
| Δt | Step Delay | | | | | |
| | D0 High | | | 10 | | ps |
| | D1 High | | | 15 | | ps |
| | D2 High | | | 35 | | ps |
| | D3 High | | | 70 | | ps |
| | D4 High | | | 145 | | ps |
| | D5 High | | | 290 | | ps |
| | D6 High | | | 575 | | ps |
| | D7 High | | | 1150 | | ps |
| | D8 High | | | 2300 | | ps |
| | D9 High | | | 4610 | | ps |
| | D0-D9 High | | | 9220 | | ps |
| INL | Integral Non-Linearity | | -10 | | +10 | %LSB |
| t _S | Setup Time | | | | | |
| | D to LEN | | 200 | | | ps |
| | D to IN | Note 10 | 350 | | | ps |
| | /EN to IN | Note 11 | 300 | | | ps |
| t _H | Hold Time | | | | | |
| | LEN to D | | 200 | | | ps |
| | IN to /EN | Note 12 | 400 | | | ps |
| t _R | Release Time | | | | | |
| | /EN to IN | | 500 | | | ps |
| | SETMAX to LEN | | 500 | | | ps |
| | SETMIN to LEN | | 450 | | | ps |
| t _{JITTER} | Cycle-to-Cycle Jitter | Note 13 | | | 2 | ps _{RMS} |
| | Total Jitter | Note 14 | | | 10 | ps _{PP} |
| | Random Jitter | Note 15 | | | 1 | ps _{RMS} |
| t _r , t _f | Output Rise/Fall Time | | | | | |
| | 20% to 80% (Q) | | 50 | 85 | 160 | ps |
| | 20% to 80% (CASCADE) | | 90 | | 300 | ps |
| | Duty Cycle | | 45 | | 55 | % |

Notes:


- High frequency AC electricals are guaranteed by design and characterization.
- Duty cycle skew guaranteed only for differential operation measured from the cross point of the input to the crosspoint of the output.
- INL (Integral Non-Linearity) is defined from its corresponding point on the ideal delay versus D[9:0] curve as the deviation from its ideal delay. The maximum difference is the INL. Theoretical Ideal Linearity (TIL) = (measured maximum delay – measured minimum delay) ÷ 1024. INL = measured delay – measured minimum delay + (step number × TIL).
- This setup time defines the amount of time prior to the input signal. The delay tap of the device must be set.
- This setup time defines the amount of the time that /EN must be asserted prior to the next transition of IN, /IN to prevent an output response greater than ±75mV to the IN, /IN transition.
- Hold time is the minimum time that /EN must remain asserted after a negative going IN or a positive going /IN to prevent an output response greater than ±75mV to the IN, /IN transition.
- Cycle-to-cycle jitter definition: The variation of periods between adjacent cycles over a random sample of adjacent cycle pairs.
T_{jitter_cc} = T_n – T_{n+1}, where T is the time between rising edges of the output signal.
- Total jitter definition: With an ideal clock input, no more than one output edge in 10¹² output edges will deviate by more than the specified peak-to-peak jitter value.
- Random jitter definition: Jitter that is characterized by a Gaussian distribution, unbounded and is quantified by its standard deviation and mean. Random jitter is measured with a K28.7 comma defect pattern, measured at 1.5Gbps.

TYPICAL OPERATING CHARACTERISTICS

$V_{CC} = 3.3V$, $GND = 0$, $D_{IN} = 100mV$, $T_A = 25^{\circ}C$, unless otherwise stated.



TIMING DIAGRAM



SINGLE-ENDED AND DIFFERENTIAL SWINGS




Figure 1a. Single-Ended Voltage Swing




Figure 1b. Differential Voltage Swing

INPUT AND OUTPUT STAGES




Figure 2a. Differential Input Stage




Figure 2b. Single-Ended Input Stage




Figure 3. LVPECL Output Stage

OUTPUT INTERFACE APPLICATIONS




Figure 4. Parallel Termination




Figure 5. Y-Termination




Figure 6. Terminating Unused I/O

APPLICATIONS INFORMATION

For best performance, use good high-frequency layout techniques, filter V_{CC} supplies, and keep ground connections short. Use multiple vias where possible. Also, use controlled impedance transmission lines to interface with the SY89295U data inputs and outputs.

V_{BB} Reference

The V_{BB} pin is an internally generated reference and is available for use only by the SY89295U. When unused, this pin should be left unconnected. Two common uses for V_{BB} are to handle a single-ended PECL input, and to re-bias inputs for AC-coupling applications.

If IN and /IN are driven by a single-ended output, V_{BB} is used to bias the unused input. Please refer to Figure 10. The PECL signal driving the SY89295U may optionally be inverted in this case.

When the signal is AC-coupled, V_{BB} is used, as shown in Figure 13, to re-bias IN and /IN. This ensures that SY89295U inputs are within acceptable common mode range.

In all cases, V_{BB} current sinking or sourcing must be limited to 0.5mA or less.

Setting D Input Logic Thresholds

In all designs where the SY89295U GND supply is at zero volts, the D inputs can accommodate CMOS and TTL level signals, as well as PECL or LVPECL. Figures 11, 12 and 14 show how to connect V_{CF} and V_{EF} for all possible cases.

Cascading

Two or more SY89295U may be cascaded in order to extend the range of delays permitted. Each additional SY89295U adds about 3.2ns to the minimum delay and adds another 10240ps to the delay range.

Internal cascade circuitry has been included in the SY89295U. Using this internal circuitry, the SY89295U may be cascaded without any external gating.

Examples of cascading 2, 3, or 4 SY89295U appear in Figures 7, 8, and 9.




Figure 7. Cascading Two SY89295U




Figure 8. Cascading Three SY89295U





Figure 9. Cascading Four SY89295U

INTERFACE APPLICATIONS



* 3.3V single-ended only, 2.5V, single-ended is not functional.

Figure 10. Interfacing to a Single-Ended LVPECL Signal

To invert the signal, connect the LVPECL input to /IN and connect V_{CC} to IN.




Figure 11. V_{CF}/V_{EF} Biasing for LVPECL Control (D) Input




Figure 12. V_{CF}/V_{EF} Biasing for CMOS Control (D) Input




Figure 13. Re-Biasing an AC-Coupled Signal





Figure 14. V_{CF}/V_{EF} Biasing for LVTTTL Control (D) Input


RELATED PRODUCT AND SUPPORT DOCUMENTATION

| Part Number | Function | Data Sheet Link |
|-------------|--|--|
| SY89295U | 2.5/3.3V 1.5GHz Precision LVPECL Programmable Delay | www.micrel.com/product-info/products/sy89295u.shtml |
| SY89296U | 2.5/3.3V 1.5GHz Precision LVPECL Programmable Delay with Fine Tune Control | www.micrel.com/product-info/products/sy89296u.shtml |
| | 16-MLF Manufacturing Guidelines Exposed Pad Application Note | www.amkor.com/products/notes_papers/MLF_appnote_0902.pdf |
| | HBW Solutions | http://www.micrel.com/product-info/as/solutions.shtml |

32 LEAD *MicroLeadFrame*™ (MLF-32)



TOP VIEW




BOTTOM VIEW



SIDE VIEW

NOTE:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. MAX. PACKAGE WARPAGE IS 0.05 mm.
3. MAXIMUM ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.
4. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.




**PCB Thermal Consideration for 32-Pin MLF™ Package
(Always solder, or equivalent, the exposed pad to the PCB)**

Package Notes:

1. Package meets Level 2 qualification.
2. All parts are dry-packaged before shipment.
3. Exposed pads must be soldered to a ground for proper thermal management.

32 LEAD TQFP (T32-1)



Rev. 01

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB <http://www.micrel.com>

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.